

FIG. 1
Universal Intelligence Network (UniNet"TM)




FIG. 2
Private UniNet<sup>TM</sup> Networks







FIG. 3 UniNet nodes interconnected in a mesh structure

Title: "Channel Equalization System And Method" Inventors: Francois Trans & Tho Le-Ngoc Docket No.: 20870-06001; Case 6001 US ication No.: Not Yet Known eet 4 of 97



Pair

Ĭ E K

Pair

 $V_{S(t)}$ 

FIG. 4

Typical Near End and Far End Cross-talks Noise Environment




FIG. 5

TDM Transmit and Receive Flow cycles




FIG. 6
A UniNet Multicast Group




FIG. 7
UniNet Network over Plain Old Telephone Systems (POTS)




FIG. 8

Typical Parallel Channels for ECHO, NEXT and FEXT Cancellations




FIG. 9
UniNet Hierarchical Synchronization




FIG. 10
Gigabit Ethernet over 4 pairs of UTP cables




FIG. 11A

	3 dB Design	10 dB Design
Margin without FEXT	3.5 dB	10.7 dB
Margin with FEXT	2.5 dB	6.7 dB
Margin with FEXT + 3	1.8 dB	4.9 dB

FIG. 11B






FIG. 12A
Worst-case Insertion Loss of 100m, cat-5 Cable





Overall Return Loss of Different Cable Channel




FIG. 13B
Worst Case Return Loss Relative to Main Signal





FIG. 14
NEXT loss between pairs of cat-5 cables



and the state of t

E. F. B. E. F. F. F. Sang. B. B.

FIG. 15
FEXT Loss Characteristics




FIG. 16
System Modeling

Sheet 17 of 97





FIG. 17
Received (desired) pulse response






FIG. 19A **NEXT Pulse Responses** 

heet 19 of 97

The first the fi





FIG. 19B **NEXT Pulse Responses** 

of Halle II of orphic port of the trans-


H. 

Docket No.: 20870-06001; Case 6001 US lication No.: Not Yet Known eet 20 of 97





Receiver Structure Using Interference Cancellers Prior to Equalizers



**FIG. 20B** 

Receiver Using Interference Cancellers After FFE

Title: "Channel Equalization System And Method" Inventors: Francois Trans & Tho Le-Ngoc ty. Docket No.: 20870-06001; Case 6001 US plication No.: Not Yet Known Sheet 21 of 97





FIG. 20C

Receiver using cascaded FSLE/DFE for both interference suppression and equalization







FIG. 21

SNR versus Sampling Phase of different FFE/DFE configurations

Title: "Channel Equalization System And Method" Inventors: Francois Trans & Tho Le-Ngoc Docket No.: 20870-06001; Case 6001 US ication No.: Not Yet Known Sneet 23 of 97







FIG. 22

SNR versus Sampling Phase for various FSLE/DFE configurations

Title: "Channel Equalization System And Method"
- Inventors: Francois Trans & Tho Le-Ngoc

y. Docket No.: 20870-06001; Case 6001 US
plication No.: Not Yet Known
Sheet 24 of 97



(ab) ANS 88 88 89 89

24.00-

30.00

FIG. 23 SNR vs Sampling Phase

4

2

22.00

Sampling Phase [T/16]




FIG. 24
Currently Proposed Structure

## MARGIN [dB] OFFERED BY DIFFERENT SCHEMES





FIG. 25
Margin Offered by Different Schemes

Title: "Channel Equalization System And Method" Inventors: Francois Trans & Tho Le-Ngoc y. Docket No.: 20870-06001; Case 6001 US plication No.: Not Yet Known Sneet 27 of 97




Improved-Performance Receiver Structure

The Hardy He H. of Mylly Joseph Mary H. H. even to the control of the Control of

B. C. D. E. T. T. Varg. E. T.

Title: "Channel Equalization System And Method" Inventors: Francois Trans & Tho Le-Ngoc Pocket No.: 20870-06001; Case 6001 US ation No.: Not Yet Known 28 of 97



Receiver Structure using DPIC without NEXT cancellers




FIG. 28
Margin Offered by Various Schemes

Title: "Channel Equalization System And Method" loventors: François Trans & Tho Le-Ngoc Docket No.: 20870-06001; Case 6001 US ation No.: Not Yet Known Sheet 30 of 97




FIG. 29
Existing SHDSL Transceiver Structure




FIG. 30

Proposed Transceiver Structure using DPIC

Title: "Channel Equalization System And Method" Inventors: François Trans & Tho Le-Ngoc Atty. Docket No.: 20870-06001; Case 6001 US Application No.: Not Yet Known Sheet 32 of 97






FIG. 31

SNR Measurement Points (A,B) (Proposed Transceiver Structure using DPIC)



HDSL2 Front-End (Converter & Sampler & Equalizers)






FIG. 33A
SAE Developed De Long Network




FIG. 33B
SAE Developed De Long Network Impulse Response

Title: "Channel Equalization System And Method" entors: Francois Trans & Tho Le-Ngoc Docket No.: 20870-06001; Case 6001 US dication No.: Not Yet Known Sheet 35 of 97






FIG. 34
Next Generation 1553 System Modeling





Data Coding Scheme of Current 1553 Data Transmissions



Example of Current 1553 Bus Cabling Architecture (Redundant)





FIG. 36
Before and After Fractional Space Equalizer for Precursor ISI



100Mb/s USING PAM 8 over a 100m-cable

FIG. 37
Intersymbol Interference (ISI) at High
Transmission Rate Over MIL-C17 Cable




FIG. 38

Decision Feedback Equalization to Remove Postcursor ISI





FIG. 39A

Proposed High Level 1553+ Transceiver Structure High Level

i.

Title: "Channel Equalization System And Method" Inventors: Francois Trans & Tho Le-Ngoc Atty. Docket No.: 20870-06001; Case 6001 US Application No.: Not Yet Known Sheet 40 of 97



Proposed Medium Level 100Mb/s1553+ Transceiver Structure High Level

Title: "Channel Equalization System And Method" Imentors: François Trans & Tho Le-Ngoc Pocket No.: 20870-06001; Case 6001 US Lation No.: Not Yet Known Sneet 41 of 97




FIG. 39C
Proposed Detailed 100Mb/s 1553+ Transceiver Structure using DPIC




FIG. 40
Channelization/Timer Division Multiplex Access (TDMA/TDD)




FIG. 41
Com2000™ PAM-5 Partial Response Signaling Overview

14.

Title: "Channel Equalization System And Method" sventors: François Trans & Tho Le-Ngoc y. Docket No.: 20870-06001; Case 6001 US pplication No.: Not Yet Known Sheet 44 of 97




FIG. 42

UniNet Internet Communication Processor

FIG. 43
Com2000<sup>TM</sup> Clock Transfer Subsystem Block Diagram LAN\_100PPS\_REF Cor 100PPS 25 MHz 2.5 MHz 125 MHz ock Ind Lock Ind 149B | Cor 100PPS SYNC x 4 Prescaler LAN Reference Clock Generator Measurement Source Select 是 and Ref 14 Synthesizer 1 5 癸 LAN RXC LAN\_125|MHz\_REF 500 MHz **PRN 100PPS REF** Ext 100PPS REF Freq Detect LAN\_Freq\_REF 37 + Prescaler Prescaler Cor 125MHz 19N 100PPS 125 MHz\_Prec\_REF 100KHz Strobe Recovered <u>응</u> Recovery Clock 31 Control Logic 16 <u>16</u> 19A Z ·ŀ Com2000™ ₹ Channel Ext\_Freq\_RE <del>1</del>9G 19B **€**33 FF Z ∙ŀ × Network 19E 90 Prescalar . P BPF 19C Precision Clock Ref Ext 1/10 MHz REF Ext\_100PPS-REF190 118 System\_Cntrl\_Bus 100KHz Strobe Ref Select 19J <u></u> × A Clock Generator 13 Signal Generator Reference Clock **PRN Reference** Generator 12 Voltage Cntrir Discipline 100Hz PRN Oscillator Lock Ind Loop Filter 19 19M LAN REF 194 <del>1</del>94 125 MHz\_Ref\_In LAN\_Ref ATM/Other


Title: "Channel Equalization System And Method" shtors: Francois Trans & Tho Le-Ngoc Docket No.: 20870-06001; Case 6001 US

cation No.: Not Yet Known

Sheet 45 of 97

Title: "Channel Equalization System And Method" ventors: Francois Trans & Tho Le-Ngoc ty. Docket No.: 20870-06001; Case 6001 US application No.: Not Yet Known Sheet 46 of 97

FIG. 43A
Discipline Signal Generator






FIG. 43B
Oscillator Reference Clock Generator






FIG. 43C
Precision Reference Clock Generator



Title: "Channel Equalization System And Method" ventors: Francois Trans & Tho Le-Ngoc y. Docket No.: 20870-06001; Case 6001 US pplication No.: Not Yet Known Sheet 49 of 97






FIG. 43F
Com REF Clock Generator





FIG. 44
Com 2000™ Clock Transfer Control Logic



Com2000™ LMS Adaptive Equalizer







FIG. 46 Com 2000™ State Transition Diagram




The state of the s






Intersymbol Interference



The receiver filter output is sampled at time intervals ta=trb giving

$$\begin{aligned} & \text{y(t_1)} - \sum_{k=0}^{\infty} P((t-K)T_0) + n(t_1) \\ & \text{FIG. 49} \\ & \text{The ISI Definitions} \end{aligned} & -\mu\alpha_t + \mu\sum_{k=0}^{\infty} a_k P((i-K)T_0) + n(t_1) \end{aligned}$$



(20\*6.25 us or 10 nodes in the UniNet network), as shown in figure 05




FIG. 51A

Phase Dependent Convergence of a FFE/DFE Filter

Title: "Channel Equalization System And Method" otors: Francois Trans & Tho Le-Ngoc Docket No.: 20870-06001; Case 6001 US cation No.: Not Yet Known Sileet 57 of 97

Performance of 51.84 Mb/s 16-CAP transceiver over 100 m category 3 cable with one cyclostationary NEXT interferes

TIA/EIA NEXTR model		a = 1.2 1/T = 12.96 Mba		12.96 Mbauch	$P_2 = 10^{-10^*}$
φ1	SNRi	SNR <sub>1</sub>		SNR <sub>n</sub>	Margin
(i T/δ)	(dB)	(dB)		(dB)	(dB)
φ <sub>0</sub>	12.5	13	.0	54.9	31.65
Ф1	12.5	14	.8	58.1	43.85
φ2	12.5	18	.3	61.3	38.05
ф3	12.5	18	.4	61.9	38.65
φ4	12.5	14	.8	60.5	37.35
φ5	12.5	13.0		57.1	33.85

<sup>\*</sup>Margins are with respect to  $P_2 = 10^{-10}$  for which  $SNR_{0,mf} = 23.23$  dB

FIG. 51B

Phase Dependent Convergence of FFE/DFE Filter - SNR

Title: "Channel Equalization System And Method" ors: Francois Trans & Tho Le-Ngoc ocket No.: 20870-06001; Case 6001 US ation No.: Not Yet Known Sheet 58 of 97




FIG. 52A
The Eye Open Diagram of Biphase Manchester, MLT3 and PAM5

FIG. 52B

The Signal Spectrum and Eye Open Diagram of SPAM5




FIG. 53
The ECHO and NEXT Canceller Filter Performance

Title: "Channel Equalization System And Method" ventors: Francois Trans & Tho Le-Ngoc ty. Docket No.: 20870-06001; Case 6001 US Application No.: Not Yet Known Sheet 60 of 97






FIG. 54
Precision Phase Angle Controls



Time, Phase, Frequency Division Multiple Access Signal Coding Scheme







FIG. 57 Coherent Carrier Recover PLL Loop for UniNet Receiver



ONE MULTIFRAME (optional)

FIG. 58 **General Frame Structures** 

Title: "Channel Equalization System And Method" loventors: Francois Trans & Tho Le-Ngoc y. Docket No.: 20870-06001; Case 6001 US plication No.: Not Yet Known Sheet 63 of 97




FIG. 59
Downstream and Upstream Sections

TIME-SLOT							
PRE-AMBLE			CELL				
G (g bits)	UW (u bits)	T (t bits)	H (h bits)	PAYLOAD (p bits)			

FIG. 60 Simplified Burst and Cell Structures




FIG. 61
Time Relationship between various Frame Markers





FIG. 62
Tx Frame Gating Signal

Title: "Channel Equalization System And Method" ventors: Francois Trans & Tho Le-Ngoc
y. Docket No.: 20870-06001; Case 6001 US
plication No.: Not Yet Known
Sheet 65 of 97

## Sampling Phase or Error Vector Measurement (EVM)






FIG. 64

IP Packet Network Processing Functions




FIG. 65
Distributed Packet Switching Architecture





FIG. 66
UniNet Application over Existing Ethernet IP Networks





Title: "Channel Equalization System And Method" Inventors: François Trans & Tho Le-Ngoc Atty. Docket No.: 20870-06001; Case 6001 US Application No.: Not Yet Known Sheet 67 of 97






## FIG. 67C DIPA/TDDA Algorithm






## FIG. 67E TDDA Algorithm




Title: "Channel Equalization System And Method" Inventors: Francois Trans & Tho Le-Ngoc tty. Docket No.: 20870-06001; Case 6001 US pplication No.: Not Yet Known Sheet 71 of 97

## FIG. 67F TDPA Algorithm




Title: "Channel Equalization System And Method"
Inventors: Francois Trans & Tho Le-Ngoc
Atty. Docket No.: 20870-06001; Case 6001 US
Application No.: Not Yet Known
Sheet 72 of 97




Here was the same and the same

FIG. 67H/I
E-DNA Derived Key with 56 bits DES and Scrambled 64 Data bits



Title: "Channel Equalization System And Method" tors: Francois Trans & Tho Le-Ngoc Docket No.: 20870-06001; Case 6001 US cation No.: Not Yet Known Sheet 74 of 97


## FIG. 67J/K Expected Receiving Parameters Dependent DES Key Generation




Title: "Channel Equalization System And Method" Inventors: Francois Trans & Tho Le-Ngoc Atty. Docket No.: 20870-06001; Case 6001 US Application No.: Not Yet Known Sheet 75 of 97

## FIG. 67L

Outline of the compression function of RIPEMD-160. Inputs are a 16 word message block Xi and a 5-word chaining variable h0h1h2h3h4, output is a new value of the chaining variable








FIG. 69A
Baseband Converter and Sampler (Receiver Only View for Wireless)

Title: "Channel Equalization System And Method" Inventors: Francois Trans & Tho Le-Ngoc Atty. Docket No.: 20870-06001; Case 6001 US Application No.: Not Yet Known Sheet 78 of 97




FIG. 69B Baseband Processor

Title: "Channel Equalization System And Method" Inventors: Francois Trans & Tho Le-Ngoc Atty. Docket No.: 20870-06001; Case 6001 US Application No.: Not Yet Known Sheet 79 of 97

FIG. 70
PoR Prototype System for Applications using POTS as Communications Media






FIG. 71
Block Diagram of the Prototype



THE REAL PROPERTY AND ASSESSMENT OF THE PARTY OF THE PART


FIG. 72
Ethernet Interface and Buffer Management




H H Kong

Harmer Armer Attanton Attanton


Title: "Channel Equalization System And Method" Inventors: Francois Trans & Tho Le-Ngoc y. Docket No.: 20870-06001; Case 6001 US plication No.: Not Yet Known Sheet 82 of 97





The second control of the second control of

FIG. 75
Packetizer Block Diagram






FIG. 76
Multi-Frame Format




FIG. 77
Frame Format




FIG. 78
Burst Format




FIG. 79 TDMA Controller Interface







FIG. 80 TDMA Controller Interface

Title: "Channel Equalization System And Method" Inventors: Francois Trans & Tho Le-Ngoc Itty. Docket No.: 20870-06001; Case 6001 US application No.: Not Yet Known Sheet 88 of 97










FIG. 84
TX Framer Controller





FIG. 85
Burst-Mode Modern Block Diagram

Hand the control of t

Title: "Channel Equalization System And Method" byentors: François Trans & Tho Le-Ngoc y. Docket No.: 20870-06001; Case 6001 US oplication No.: Not Yet Known Sheet 93 of 97






FIG. 87
Block Diagram of Equalizer

Title: "Channel Equalization System And Method"
Intors: Francois Trans & Tho Le-Ngoc
Docket No.: 20870-06001; Case 6001 US
Ication No.: Not Yet Known
Sheet 95 of 97





FIG. 88
Block Diagram of Burst-Mode DEMOD







FIG. 89 Synchronizer Block & Interface Diagram





For the Paris the terror and the Control of the Con